Active devices, including electrostatic discharge protection devices and ring-oscillator circuits, under CMOS I/O pads are investigated in a 130 nm full eight-level copper metal complementary metal-oxide-semiconductor process, using fluorinated silicate glass (FSG) lowinter-metal dielectric. The high current -curve measured in the second breakdown trigger point ( 2 , 2 ) of ESD protection devices under various metal level stack structures, shows that i) 2 depends very weakly on the number of metal levels used, as expected given specific junction power dissipation criteria; and ii) 2 increases with the number of metal level stacks of I/O pads because of increased dynamic impedance due to the presence of more metal levels, as clarified by a simple model. Moreover, no noticeable degradation in the speed of the ring-oscillator circuit, as measured for a variety of test structures subjected to bonding mechanical stress, thermal stress by temperature cycling and dc electrical stress by transmission line pulse, as well as ac electrical stress by capacitive-coupling experiments. Accordingly, active devices under CMOS I/O pads is independent of bonding pad metal level structures. Index Terms-CMOS, copper, ESD, FSG, IMD, I/O bonding pad, low-, propagation gate delay, ring-oscillator, second breakdown trigger point, SOC, transmission line pulse.
I. INTRODUCTION
T HE AGGRESSIVE development of semiconductor technology [1] in the field of very large scale integration (VLSI) has enabled state-of-the-art chips to integrate entire electronic systems on a single chip. Today's systems on chips (SOC) can be designed to incorporate mixed-technology, including high-performance/low-power logic, analog, embedded SRAM/DRAM, radio frequency (RF), microelectromechanical systems (MEMS), and optical electronic systems [2] . However, this development is associated with problems. For example, a significant manufacturing issue surrounds the reliability of large-die-size chip assembly; that is, a large-die-size chip is rather prone to thermo-mechanical stress-induced failure, a phenomenon that involves interactions between packaging and silicon die, caused by thermo-mechanical stresses during manufacturing and packaging [3] , [4] . Additionally, SOC's that incorporate all VLSI systems into a single system would have more than 100 million transistor gates, requiring up to 1000 input/output and power/ground pads. Consequently, more bonding pads occupy more area on the chip. The situation is worse for next-generation nodes, as the size of the chips stops according to the International Technology Roadmap for Semiconductors (ITRS) [5] . Trimming the bonding pad pitch help to maintain the used chip area, but a smaller bonding pad causes much more damage under the mechanical stress involved in bonding. Accordingly, this work introduces a configuration scheme of active devices under CMOS I/O bonding pads [6] , [7] in the 130 nm full eight-level copper metal/FSG low-IMD CMOS process [8] , thus increasing chip area usage without applying pretreatments, including additional insulating films [9] and buffer metal layers [10] , [11] . An optimum 1.2 m thick aluminum metal film, deposited on the top copper metal pad, serves as a bonding mechanical stress buffer layer to protect active devices under CMOS I/O pads from bonding mechanical stress.
Designs of SOCs can take advantage of active devices under CMOS I/O pads. Therefore, both I/O and core devices placed under bonding pads must be investigated. ESD protection device and ring-oscillator circuit are used especially to represent I/O and core devices, respectively. Furthermore, ESD protection devices cannot be scaled in proportion to internal core devices. Accordingly, it is imperative to examine ESDs under I/O pads because ESD protection devices in the I/O circuit continue to occupy a relatively large active region on the chip. Also, the ring-oscillator that is a very sensitive circuit for measuring the speed performance of CMOS core devices is a good qualified test circuit to sense mechanical and electrical performance of active devices under pads. Various test structures of which EDS protection device and ring-oscillator circuit combine a variety of bonding pad structures for this study are subjected to different bonding power and force stresses, temperature cycling (TC) thermal stress as well as dc and ac electrical stresses, to elucidate thoroughly their manufacturability and reliability.
II. EXPERIMENTAL
Aluminum metal film formed on the top copper metal film serves as a buffer layer against bonding stress; its thickness is crucial to effective buffering. A bonding mechanical stress simulation was performed, involving tensile stress (Sx), normal stress (Sz), shear stress (Sxz), arbitrary angle tensile and normal stress (Sl), and total equivalent shear stress (Seqv), all evaluated on the etching stop layers, to determine the required thickness of the aluminum buffer layer prior to manufacturing. Simulation results presented in Fig. 1 revealed that all stresses decline with as the thickness of the aluminum metal film increases, as expected. Moreover, Cu metal is easily oxidized if exposed in the air. Therefore, a minimum necessary thickness of aluminum metal film is required to cover the top most Cu metal. However, aluminum metal film on the top most Cu metal facilely 0018-9383/02$17.00 © 2002 IEEE Fig. 1 . Bonding mechanical stress simulation results for bonding pads with various thickness of aluminum metal films. All results are for the etching stop layers, SiC. Sx is tensile stress; Sz is normal stress; Sxz is shear stress; Sl is arbitrary angle tensile and normal stress, and Seqv is total equivalent shear stress. suffers damage from probing test to expose Cu metal layer. Accordingly, from Fig. 1 , we select the smallest 1.0 m thickness aluminum metal film to deposit on the top most Cu metal for probing test. Fig. 2 shows the residue thickness of aluminum metal layer after samples are probed by various depth of over drive probe stress in three-time operations. When the depth of over drive probe stress has been increased up to 3.4 mil at the third probing test, Cu metal almost is exposed due to only about 50 Å residue thickness of aluminum metal film on the top most Cu layer. Therefore, 1.2 m aluminum metal on the top most Cu metal can be regarded as a minimum necessary thickness for safe probing test. Although a thickness of 1.6 m aluminum metal film was suggested to protect completely from damage during the bonding process at room temperature, 1.6 m was too thick to etch in the manufacturing process. Thus, only an aluminum metal film only of 1. Fig. 4 . TLP with a 100 ns pulse width, was applied to ESD devices, which were packaged as in a dual in-line package (DIP), using aluminum wedge wire bonding with a bonding power of 100 mW and a bonding force of 20 g, to generate a high current -curve from which the Fig. 3 . The packaged structures A, B, and C were exposed to a TC of 65 to 150 with a maximum of 500 cycles, to elucidate the damage due to thermal mismatch stresses among aluminum metal, the top copper metal, the inter-metal dielectric films and the devices. Then, TLP with a 100 ns current pulse, was applied, followed by leakage testing of all of the structures. Finally, a 1.2 V, 50% duty cycle voltage pulse with a frequency of up to 100 MHz, was applied to structures A, B, and C, to evaluate the sensitivity of the capacitive coupling.
III. RESULTS AND DISCUSSION
ESD protection devices under CMOS I/O pads experienced a high bonding power and force during aluminum wedge wire bonding. They were then involved in a TLP experiment. A current pulse generated by discharging a charged transmission line was forced to enter the device under test. Monitoring the current that flowed through, and the voltage on the bonding pad, a high current -point was determined. Adjusting the pulse amplitude of the current generated more such points for all structures, as shown in Fig. 4 . The -line (below the second breakdown trigger point) of Structure F devices under the single level metal CMOS I/O bonding pad, is similar to that of the conventional ESD protection devices [with no bonding pads above, as shown in configuration of Fig. 4(a) ]. Even their second breakdown trigger points are very close to each other, apparent evidence that neither the bonding power nor force changes the underlying (lateral bipolar snapback high current properties). Further analyzes point out that i) depends very weakly on the number of metal levels used and ii) increases with the number of metal levels. Thus, the constant is solely determined by the number of underlying protection devices, independently of the bonding pad structures used. Particular junction power dissipation criteria may be the reason for such a relationship. The significant dependencies of on the bonding pad structures used does not imply that the ESD protection devices under the bonding pads were degraded. The mechanism responsible for the change in involves the presence of the dynamic impedance of the metal level of the bonding pad structures: more metal levels yield more impedance. With reference to the equivalent RC circuit model of I/O bonding pads, the impedance of a specified CMOS I/O pad, , can be written as (1) where is the level metal resistance, is the capacitance between two metal levels, and the current pulse width is 100 ns in this work. The resulting impedance values are very low, between 0.02 and 2.27 . Fig. 5 plots the measured versus calculated impedance for structures A to F. Strikingly, a linear relationship exists between the two. In particular, the slope and intercept of the line yield relevant information concerning the underlying ESD protection devices: the intrinsic second breakdown trigger current A and the voltage V. , a measure of ESD robust ability, weakly depends on the number of bonding pad metal layers. Therefore, structure A to F have comparable ESD immunity, indicating that moving ESD protection devices under CMOS I/O pads proves reliable in this study. Consequently, not only can occupation of chip area be avoided, but also design constraints for CMOS I/O bonding pads can be substantially relaxed, allowing much more flexible and robust ESD schemes, such as those that involve a distributed ESD protection device [12] . Such high-level ESD protection is essential in microprocessor and ASIC applications [13] . The propagation gate delay at each stage of the Standard Structure, measured prior to bonding was 20.9 ps, while the propagation gate delay per stage was 20.9 ps, 20.6 ps and 21.0 ps for structures A, B, and C, respectively. The speeds of all prebonding structures are similar to each other, and thus all the involved structures can be considered as "Control" samples, independently of the number of metal levels used. Fig. 6 (a)-(c) plot the measured propagation gate delay time versus the bonding power for structures A, B, and C, respectively, with different bonding forces and 500 TC stress cycles. Cross section views of the corresponding ring-oscillator circuit under CMOS bounding pads are also shown. The bonding mechanical and thermal cycling stresses are seen to not to degrade significantly the electrical properties of these devices in relation to the "Control" samples, confirming the feasibility of the 130 nm full eight-level Cu metal/FSG low-IMD CMOS process technology in fabricating active devices under CMOS I/O bonding pads, without using any extra mechanically firm insulating films [9] or buffer metal layers [10] , [11] . This finding thus indicates that the goal of recovering chip area utility is reached.
During the TLP experiment on zapping, that is, electrically sudden stressing structures A, B, and C, the transient waveforms of the current and voltage on the bonding pads were recorded, A steady-state zapped current was thus measured in relation to voltage zapping. Adjusting the amplitude of the pulse current to approximately 12 mA (at a corresponding monitored pad voltage exceeded 100 V), yielded more such -data, as displayed in Fig. 7 . After each TLP stress, the leakage was characterized. The measured leakage versus applied voltage is together plotted on the same figure. Leakage currents between the bonding pads and the ring-oscillator devices are relatively very low, 2 to 6 pA, in all structures. The insets in Fig. 7 plot the ring-oscillator output waveforms of the Standard Structure as well as of zapped structures A, B, and C. The corresponding cycle times and the propagation gate delay time per stage are also labeled. Apparently, TLP stresses do not noticeably degrade the performance of the ring-oscillator circuit under the bonding pads.
In fact, an operation signal of the active devices under CMOS I/O pads could suffer from disturbance or coupling due to a signal running over I/O bonding pads. Accordingly, the oscillating periods of structures A, B, and C, to which different frequencies of up to 100 MHz were applied, were measured for capacitive coupling. Fig. 8(a) -(c) show the transient waveforms for structures A, B, and C, respectively, under a 1.2 V, 50% duty cycle voltage pulse triggering frequencies of up to 100 MHz. Insets in Fig. 8(a) -(c) reveal the cycle times that correspond to the different triggering frequencies. They also present statistical data for structures A, B, and C, respectively. The experimental results indicate no appreciable signal distortions. Furthermore, from statistical data in Fig. 8(a)-(c) , Structure A has a mean cycle time of 8.027 ns, Structure B has a mean cycle time of In 1985, he joined the faculty of the Department of Electronics Engineering, NCTU, where he became a full Professor in 1993. From 1987 to 1992, he was a principal consultant for TSMC, where he led a team from NCTU and ERSO/ITRI to build up a series of process window and design rule. In 1996 and 1997, he critically enabled the ERSO/ITRI video A/D converter and TSMC mixed-mode CMOS processes, respectively. In the 2000-2001 academic year, he was a Visiting Professor at the Department of Electrical Engineering and Center for Integrated Systems, Stanford University, Stanford, CA. His research interests have long focused on technology reliability physics and currently on nanoscale electronics. He has graduated ten Ph.D. students and 80 M.S. students, and has been granted six U.S. patents and six Taiwanese patents in the above areas.
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